and Fig.4 The contact resistance of the sarnple with downflow plasrna treafinent was almost the same as that of DFIF treatment, and even lower for the smallest hole size, The result that the interface at poly-Si and Si-substrate is well controlled with the downflow plasma cleaning. Fig.8 shows C-V curves of 1.5fln thermal oxide with Selectivity-free contact pre-clean was achieved by difierent gate preclean processes, measured by two down flow plasma process, and the contact resistance is as frequencies C-V method. C-V curve is precisely the same for this pre-clean and DIIF-last, showing both electrical thickness and interface properties are the same.
Furthennore, gate leakage current (Jr) at Vru-0.4v is shown in Fig.9 
